

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD

DATE

2010-08-05

SCHEM, FLYING\_CLOUD, MLB, K90i

"EVT3"11/22/10

Page

(.cna)

Contents

Sync

Date

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

1

2

3

4

5

7

8

9

10

11

12

13

14

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

MASTER

K17\_REF

K17\_REF

MASTER

K17\_REF

K24\_MLB

K91\_MLB

K91\_MLB

ANNE\_K90i

ANNE\_K90i

ANNE\_K90i

ANNE\_K90i

ANNE\_K90i

ANNE\_K90i

ANNE\_K90i

JACK\_K90i

JACK\_K90i

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

ANNE\_K90i

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

ANNE\_K90i

K91\_MLB

MASTER

MASTER

ANNE\_K90i

K91\_MLB

K91\_MLB

K91\_MLB

T29

T29

T29

T29

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

K91\_MLB

LINDA\_K90i

06/30/2009

06/30/2009

06/30/2009

05/28/2009

07/20/2009

05/15/2010

05/15/2010

06/22/2010

06/28/2010

06/18/2010

06/18/2010

06/18/2010

06/28/2010

06/28/2010

06/18/2010

06/18/2010

06/10/2010

06/18/2010

06/25/2010

05/27/2010

06/25/2010

06/22/2010

06/08/2010

06/21/2010

07/08/2010

MASTER

06/22/2010

MASTER

06/22/2010

06/01/2010

05/15/2010

05/26/2010

10/12/2010

10/12/2010

10/12/2010

05/26/2010

05/26/2010

05/26/2010

07/20/2009

12/15/2009

07/28/2009

05/15/2010

06/01/2010

05/15/2010

07/07/2010

Page

(.cna)

Contents

Sync

Date

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

50

51

52

53

54

55

56

57

58

59

61

62

63

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

90

93

94

97

100

101

102

103

104

105

106

108

109

LINDA\_K90i

K91\_MLB

K91\_MLB

LINDA\_K90i

LINDA\_K90i

LINDA\_K90i

K24\_MLB

LINDA\_K90i

LINDA\_K90i

K91\_MLB

LENG\_K90i

LENG\_K90i

LENG\_K90i

LENG\_K90i

LENG\_K90i

LENG\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

JACK\_K90i

K91\_MLB

K91\_MLB

MASTER

K91\_MLB

K91\_MLB

ANNE\_K90i

ANNE\_K90i

K91\_MLB

ANNE\_K90i

07/08/2010

05/15/2010

05/26/2010

10/22/2010

10/22/2010

10/22/2010

07/20/2009

07/12/2010

07/12/2010

07/08/2010

05/15/2010

08/10/2010

08/10/2010

08/10/2010

08/10/2010

08/10/2010

08/10/2010

08/20/2010

10/11/2010

08/19/2010

10/04/2010

10/11/2010

10/14/2010

09/03/2010

08/19/2010

08/19/2010

10/22/2010

10/22/2010

07/20/2009

10/16/2010

10/16/2010

06/25/2010

06/08/2010

05/28/2010

05/15/2010

05/15/2010

06/21/2010

05/15/2010

06/08/2010

06/08/2010

8

7

6

5

4

3

2

1

SCHEMATIC / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8658	1	SCHEM, MLB, K90i	SCH	CRITICAL	
820-2936	1	PCBF, MLB, K90i	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABBREV=DRAWING

LAST MODIFIED=Mon Nov 22 19:21:11 2010

DRAWING TITLE

SCHEM, FLYING CLOUD, MLB, K90i

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

1 OF 109

1 OF 86

8

7

6

5


4

3


2

1

www.teknisi-indonesia.com








PROTO:

SYNC MASTER=MASTER

SYNC DATE=MASTER

PAGE TITLE

Revision History

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

4 OF 109

4 OF 86

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1294	PCBA, 2.5G, K90i	K90i_COMMON, CPU_2_5GHZ, EEEF_DDRQ
639-1581	PCBA, 2.7G, K90i	K90i_COMMON, CPU_2_7GHZ, EEEF_DH78
639-1698	PCBA, 2.6G, K90i	K90i_COMMON, CPU_2_6GHZ, EEEF_DH8F
639-1699	PCBA, 2.3G, K90i	K90i_COMMON, CPU_2_3GHZ, EEEF_DH8G
085-1998	K90i MLB DEVELOPMENT BOM	K90i_DEVEL:ENG

K90i BOM GROUPS

BOM GROUP	BOM OPTIONS
K90i_COMMON	ALTERNATE, COMMON, K90i_COMMON1, K90i_COMMON2, K90i_DEBUG:ENG, K90i_PROGPARTS, USBHUB_2513B, T29BST:Y
K90i_COMMON1	BATT_3S, CPUMEM_S0, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM, T29:YES, DP_SDRV:A2, SDRV_PD, SDRV12C:MCU
K90i_COMMON2	MIKEY, KB_BL
K90i_PROGPARTS	BOOTROM_PROG, SMC_PROG, TPAD_PROG, ENET_PROG, T29ROM:PROG, T29MCU:PROG
K90i_DEVEL:ENG	BKLT:ENG, BMON:ENG, XDP_CONN, XDP_CPU:BPM, XDP_PCH, LPCPLUS, VREFMRGN, SDPGOOD_ISL, IMVPISNS_ENG
K90i_DEVEL:PVT	LPCPLUS, XDP_CONN, XDP_PCH
K90i_DEBUG:ENG	DEVEL_BOM, SMC_DEBUG_YES, XDP
K90i_DEBUG:PVT	DEVEL_BOM, BKLT:PROD, BMON:PROD, SMC_DEBUG_YES, XDP, VREFMRGN_NOT
K90i_DEBUG:PROD	BKLT:PROD, BMON:PROD, SMC_DEBUG_YES, XDP, VREFMRGN_NOT, LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3934	1	SNB, 3C, QXXX, RS1, 2.2, 35W, B2, 3M, GT1, BGA	U1000	CRITICAL	CPU_2_2GHZ
337S4058	1	SNB, Q18A, QS, J1, 2.5, 35W, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_5GHZ
337S4057	1	SNB, Q183, QS, J1, 2.7, 35W, 2+2, 1.30, 4M, BGA	U1000	CRITICAL	CPU_2_7GHZ
337S4024	1	SNB, Q189, QS, J1, 2.3, 35W, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_3GHZ
337S4064	1	SNB, Q187, QS, J1, 2.6, 35W, 2+2, 1.30, 3M, BGA	U1000	CRITICAL	CPU_2_6GHZ
337S4029	1	IC, PCH, COUGARPOINT, SLH9D, FRQ, RDS2HM65	U1800	CRITICAL	
343S0534	1	IC, BMC5776580, ENET&SD, 8X8	U3900	CRITICAL	
338S0753	1	IC, P9643-E2, 1394B, 9V, 08C1, 15M, PCI-E, 12	U4100	CRITICAL	
338S0921	1	IC, T29-C0, 220 PCBGA, 15x15MM	U3600	CRITICAL	T29:YES
353S3055	1	IC, P13VEDP212, X2 DISPLAYPORT 2/1 MIX, QFN	U9390	CRITICAL	

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0663	1	IC, FLASH, SERIAL, SPI, 1MBIT, 2V7, EP, 801C	U3990	CRITICAL	ENET_BLANK
341S3026	1	IC, ENET, 11MBITPLA, CIV REV01, K60/K62	U3990	CRITICAL	ENET_PROG
335S0777	1	IC, EEPROM, SERIAL, SPI, 1Kx8, 1.8V, MLP8, LF	U3690	CRITICAL	T29ROM:BLANK
341T0317	1	IC, T29 ASSY	U3690	CRITICAL	T29ROM:PROG
337S3997	1	IC, MCU, 32B, LPC1112A, 16KB/2KB, HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341S2939	1	IC, PROGRAMD, LPC1112A, T29 PORT MCU, HVQFN25	U9330	CRITICAL	T29MCU:PROG
338S0895	1	IC, SMC, HSB /2117/9MMx9MM, TLP	U4900	CRITICAL	SMC_BLANK
341T0300	1	IC, SMC, K90i	U4900	CRITICAL	SMC_PROG
335S0770	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK
335S0769	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK
341T0299	1	IC, EFI ROM, K90i	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR, ENCORE II, CY7C53803-LQXC	U4800	CRITICAL	
341S3024	1	IC, TP PSOC, K90, K90i, K91, K91F, K92	U5701	CRITICAL	TPAD_PROG

Development BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-1998	1	K90i MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DDRQ]	CRITICAL	EEEE_DDRQ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH78]	CRITICAL	EEEE_DH78
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH8F]	CRITICAL	EEEE_DH8F
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DH8G]	CRITICAL	EEEE_DH8G


Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0603	138S0602		ALL	Murata alt to Samsung
157S0058	157S0055		ALL	Delia alt to THE Magazine
516S0805	516S0806		ALL	Molex alt to Furcom
128S0303	128S0282		ALL	Danacomic alt to Sanyo
138S0676	138S0691		ALL	Murata alt to Samsung
152S0778	152S0693		ALL	Cyntec alt to Vishay
376S0855	376S0613		ALL	Diodes alt to Toshiba
376S0977	376S0859		ALL	Diodes alt to Toshiba
376S0972	376S0612		ALL	Rohts alt to Toshiba
376S0927	376S0966		ALL	Fairchild alt to Renesas
376S0927	376S0790		ALL	Fairchild alt to CIRCLOH
376S0960	376S0801		ALL	Renesas alt to Renesas
376S0790	376S0928		ALL	CIRCLOH alt to Fairchild
376S0928	376S0895		ALL	Fairchild alt to Renesas
376S0937	376S0845		ALL	Fairchild alt to Renesas
376S0777	376S0761		ALL	ACW alt to Siliconix
376S0957	376S0958		ALL	Fairchild alt to Fairchild
376S0953	376S0958		ALL	Fairchild alt to Renesas
353S3085	353S1658		ALL	STmicro alt to LT

SYNC MASTER=K17 REF

SYNC DATE=05/28/2009

BOM Configuration

 Apple Inc.

DRAWING NUMBER  
SIZE  
D

REVISION

BRANCH

PAGE  
5 OF 109

SHEET  
5 OF 86


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

www.teknisi-indonesia.com


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




















SYNC MASTER=ANNE K90I

SYNC DATE=06/18/2010

CPU POWER		
 Apple Inc.	DRAWING NUMBER	SIZE
	REVISION	D
	BRANCH	
	PAGE	13 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 12 OF 86








## CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF




## CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT\_NOTE (C1646-C1671):

Place near U1000 on top side






SYNC MASTER=JACK K90I SYNC DATE=06/28/2010

Apple Inc.

	D
REVISION	
BRANCH	
PAGE 16 OF 109	
SHEET 14 OF 86	

Intel recommendation (section 6.3): 21x 1uF, 6x 10uF, 6x 22uF, 2x 470uF

Place on bottom side of U1000






The diagram shows two circuit diagrams for capacitors C1723 and C1724. Both capacitors are 470UF-4MOHM, 20%, 2.0V, POLY-TANT, D2T-SM. The left diagram (C1723) shows a capacitor with terminals 1, 2, and 3. Terminal 1 is connected to a positive supply, terminal 2 is connected to a negative supply, and terminal 3 is connected to a positive supply. The right diagram (C1724) shows a capacitor with terminals 1, 2, and 3. Terminal 1 is connected to a positive supply, terminal 2 is connected to a negative supply, and terminal 3 is connected to a positive supply.

138S0691	6	CAP,CER,X5R,22uF,20%,6.3V,0603,SAMSUNG	C1717,C1718,C1719,C1720,C1721,C1722	CRITICAL
----------	---	--	-------------------------------------	----------

Intel recommendation (Section 6.5): 10x 1uF, 8x 10uF, 1x 330uF



Place on bottom side of U1000




Intel recommendation (Section 6.6): 6x 1uf, 5x 10uf, 1x 330uf


PLACEMENT\_NOTE (C1758-C1762):

Place on bottom side of U1000















D

C

B



A

D

C

B

A




SYNC MASTER=K91 MLB

SYNC DATE=05/27/2010


PCH GROUNDS		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	23 OF 109
		SHEET	21 OF 86





PAGE TITLE		CPU & PCH XDP	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	25 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	23 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM1_0,HUB1_NONREM0_0	
HUB1_1NONREM		HUB1_NONREM1_0,HUB1_NONREM0_1	
HUB1_2NONREM		HUB1_NONREM1_1,HUB1_NONREM0_0	
HUB1_3NONREM		HUB1_NONREM1_1,HUB1_NONREM0_1	
HUB2_ALLREM		HUB2_NONREM1_0,HUB2_NONREM0_0	
HUB2_1NONREM		HUB2_NONREM1_0,HUB2_NONREM0_1	
HUB2_2NONREM		HUB2_NONREM1_1,HUB2_NONREM0_0	
HUB2_3NONREM		HUB2_NONREM1_1,HUB2_NONREM0_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33850720	2	SMSC USB2514	U2600,U2650	CRITICAL	USBHUB_2514
33850824	2	SMSC USB2514B	U2600,U2650	CRITICAL	USBHUB_2514B
33850923	2	SMSC USB2513B	U2600,U2650	CRITICAL	USBHUB_2513B

SYNC MASTER=K91 MLB

SYNC DATE=06/08/2010

Apple Inc.

USB HUBS

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH


PAGE

SHEET


26 OF 109

24 OF 86

www.teknisi-indonesia.com




UNUSED clock terminations for FCIM MODE




SYMC MASTER=K11 MCB

SYMC DATE=05/21/2011

PAGE TITLE		Clock (CK505)	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 109
		SHEET	25 OF 86


## Platform Reset Connections




## Buffered




## PLACE NEAR-



PCH Reset Button



SYNC MASTER=LINDA K901		SYNC DATE=07/08/2010	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	
		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	
		28 OF 109	
		SHEET	
		26 OF 86	







## Page Notes

Power aliases required by this page:

```
- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)
```

Signal aliases required by this page:

```
- #I2C_SODINGER_SCL
- #I2C_SODINGER_SDA
```

ROM options provided by this page:  
(NONE)

72 67 30 27 7 6 PP1V5 S3

## DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

31 9 PP0V75\_S3\_MEM\_VREFDQ\_E

CRITICAL

310

-RT-BGA

2)

IO  
-OS-


R3-  
(1

516S0806

PP0V75\_S3\_MEM\_VREFCA\_B 31

7 27 30 67

"Expansion" (bottom) slot

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 109	
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 86	
IV. ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM\_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE\_CPU\_MEM\_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM\_RESET\_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM\_RESET\_L isolated.


P1V5CPU\_EN = (ISOLATE\_CPU\_MEM\_L + PM\_SLP\_S3\_L) \* PM\_SLP\_S4\_L

MEMVTT\_EN = (ISOLATE\_CPU\_MEM\_L + PLT\_RST\_L) \* PM\_SLP\_S3\_L

MEM\_RESET\_L = !ISOLATE\_CPU\_MEM\_L + CPU\_MEM\_RESET\_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(\*) CPU\_MEM\_RESET\_L asserts due to loss of PM\_MEM\_PWRGD, must wait for software to clear before deasserting ISOLATE\_CPU\_MEM\_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE\_CPU\_MEM\_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM\_RESET\_L will not properly assert. Software must deassert ISOLATE\_CPU\_MEM\_L and then generate a valid reset cycle on CPU\_MEM\_RESET\_L.

SYNC MASTER=ANNE K901

SYNC DATE=06/22/2010

CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

D

32 OF 109

30 OF 86



### Page Notes

Power aliases required by this page:

- PP3V3\_S3\_VREFMRGN
- PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:


- I2C\_VREFDACS\_SCL
- I2C\_VREFDACS\_SDA
- I2C\_PCA9557D\_SCL
- I2C\_PCA9557D\_SDA

BOM options provided by this page:

- VREFMRGN - Stuffs VREF Margining Circuitry.
- VREFMRGN\_NOT - Bypasses VREF Margining Circuitry.


	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

PAGE TITLE		DRAWING NUMBER	
FSB/DDR3/FRAMEBUF Vref Margining		D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		31 OF 86	
IV ALL RIGHTS RESERVED			





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 0ohm, 0201	L3470, L3471, L3472, L3473		

3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (RDP)



Supervisor & CLKFREQ # Isolation  
Delay = 60 ms +/- 20%



SYNC MASTER=K91 MLB		SYNC DATE=05/15/2010	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	34 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D


C

B


A

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SDCONN DETECT DEBOUNCE. ENET\_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.



SD CARD CONNECTOR



SYNC MASTER=K91 MLB		SYNC DATE=05/26/2010	
PAGE TITLE		SD READER CONNECTOR	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	35 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	33 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





D

C

B

A

D

C

B


A


8 7 6 5 4 3 2 1

36 7 PP1V05 T29  
2100 mA (Single Port)  
2250 mA (Dual Port)  
EDP: 3000 mA

PP3V3 T29 7 16 19 26 34 36  
135 mA (Single-Port)  
152 mA (Dual-Port)  
EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.



SYNC MASTER=T29		SYNC DATE=10/12/2010	
PAGE TITLE			
T29 Host (2 of 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	37 OF 109
		SHEET	35 OF 86

8 7 6 5 4 3 2 1


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D


- C

B

A




## T29 15V Boost Regulator




Vout = 18.3V  
Max Current = 0.8A  
Freq = 300KHz

$$V_{out} = 1.6V * (1 + R_a / R_b)$$

www.teknisi-indonesia.com

SYNC MASTER-T29		SYNC DATE=10/12/2010	
PAGE TITLE			
T29 Power Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 109	
II. NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		36 OF 86	
IV. ALL RIGHTS RESERVED			





Page Notes

Power aliases required by this page:  
(NONE)


Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
(NONE)



SYNC MASTER=K91 MLB		SYNC DATE=05/26/2010	
PAGE TITLE			
Ethernet Connector		DRAWING NUMBER	
 Apple Inc.		SIZE	
		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		38 OF 86	





SYNC MASTER=T27 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
FireWire LLC/PHY (FW643E)			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	41 OF 109
		SHEET	39 OF 86

## Page Notes

Power aliases required by this page:

- =PPBUS\_S5\_FWPWRSW (FW VP FET Input)
- =PPBUS\_FW\_FET (FW VP FET Output)
- =PP3V3\_FW\_P3V3FWFET (3.3V FET Input)
- =PP3V3\_FW\_FET (3.3V FET Output)
- =PP3V3\_FW\_FWPHY (PHY 3.3V Power)
- =PP3V3\_S0\_FWLATEVG
- =PP3V3\_S0\_FWPWRCTL (5KPD Bias Rail)
- =PP1V05\_S0\_FWPWRCTL (5KPD Bias Rail)
- =PP1V05\_FW\_P1V0FWFET (1.0V FET Input)
- =PP1V0\_FW\_FET\_R (1.0V FET Output)
- =PP1V0\_FW\_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW\_CLKREQ\_L
- =FW\_PME\_L


BOM options provided by this page:

(NONE)

## FireWire Port Power Switch




## Supervisor & CLKREQ# Isolation




## FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.  
Host can detect as load on TPBIAS signal.  
Current source only active when FW\_PWR\_EN is low.



## FireWire PHY WAKE# Support

When PHY is powered, FW\_5KPD\_DET\_L acts as legacy PME# signal.




Dual-purpose output:


- 1) 5K Pull-down Detect when FW\_PWR\_EN is low.
- 2) FW643 WAKE# (PME#) when PHY is powered.

Pull-up provided on another page.

## 3.3V FW Switch



## 1.0V FW Switch



TEXT NOTE FOR 3.3V RAIL CURRENT CHANGED TO EDP NUMBER.

SYNC MASTER=T27 MLB		SYNC DATE=12/15/2009	
PAGE TITLE		FireWire Port & PHY Power	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

---

Power aliases required by this page:

- =PPVP\_FW\_PORTL
- =PPVP\_FW\_PHY\_CPS\_FET (From Port)
- =PPVP\_FW\_PHY\_CPS (To PHY)
- =PP3V3\_FW\_FWPHY
- =PP3V3\_S0\_FWLATEVG

---

Signal aliases required by this page:

- =FW\_PHY\_DS0
- =FW\_PHY\_DS1
- =FW\_PHY\_DS2

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

---

BOM options provided by this page:

(NONE)

---

1394b implementation based on Apple  
FireWire Design Guide (FWDG 0.6, 5/14/03)

FW643 has internal leakage path from TPCPS pin to VDD33.  
FET blocks current to TPCPS until VDD33 is powered.

41 40 7 PEVP FW  
From Port

R4311  
470K  
5%  
1/16W  
MF-LF  
402

Q4300  
BSS8402DW  
30T-363  
(GXM-VER1)

PEVP FW CPS  
MIN\_LINE\_WIDTH=0.4 mm  
MIN\_NICK\_WIDTH=0.2 mm  
VOLTAGE=12.6V  
MAX\_ANGLE=THUE

TO FW643

CPS EN L DIV

R4312  
330K  
5%  
1/16W  
MF-LF  
402

CPS EN L

41 40 39 7 PP3V3 FW\_FWPHY

Disabled per LSI instructions (All unused port signals TP/NC)									
41	39	6	BA0	NC FW0 TPBIAS	==	NC FW0 TPBIAS	MAKE_BASE=TRUE	NO_TEST=TRUE	39 41
82	41	39	6	BA0	NC FW0 TPAP	==	NC FW0 TPAP	MAKE_BASE=TRUE	6 39 41 82
82	41	39	6	BA0	NC FW0 TPAN	==	NC FW0 TPAN	MAKE_BASE=TRUE	39 41 82
82	41	39	6	BA0	NC FW0 TPBP	==	NC FW0 TPBP	MAKE_BASE=TRUE	6 39 41 82
82	41	39	6	BA0	NC FW0 TPBN	==	NC FW0 TPBN	MAKE_BASE=TRUE	6 39 41 82
41	39	6	BA0	NC FW2 TPBIAS	==	NC FW2 TPBIAS	MAKE_BASE=TRUE	NO_TEST=TRUE	6 39 41
41	39	6	BA0	NC FW2 TPAP	==	NC FW2 TPAP	MAKE_BASE=TRUE	NO_TEST=TRUE	6 39 41
41	39	6	BA0	NC FW2 TPAN	==	NC FW2 TPAN	MAKE_BASE=TRUE	NO_TEST=TRUE	6 39 41
41	39	6	BA0	NC FW2 TPBP	==	NC FW2 TPBP	MAKE_BASE=TRUE	NO_TEST=TRUE	6 39 41
41	39	6	BA0	NC FW2 TPBN	==	NC FW2 TPBN	MAKE_BASE=TRUE	NO_TEST=TRUE	6 39 41

```

Configures PHY for:
- Port "1" Bilingual (1394B)

41 40 39 7  PE3V3_FW_FWPHY

```

```

41 40 39 7  PE3V3_FW_FWPHY

```


R4382<sup>1</sup>  
 10K  
 1/16W  
 NP-LF  
 402<sup>2</sup>

R4380<sup>1</sup>  
 10K  
 1/16W  
 NP-LF  
 402<sup>2</sup>


R4381<sup>1</sup>  
 10K  
 1/16W  
 NP-LF  
 402<sup>2</sup>

39 41 FWPHY\_DS0 == FWPHY\_DS0 0000 39 41  
 41 39 FWPHY\_DS1 == FWPHY\_DS1 0000 39 41  
 41 39 FWPHY\_DS2 == FWPHY\_DS2 0000 39 41  
 MAKE\_BASE=TRUE  
 MAKE\_BASE=TRUE  
 MAKE\_BASE=TRUE

Place close to FireWire PHY

[illegible]

CRITICAL  
J4310  
1394B-M97  
F-RT-TH





AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)


BREF should be hard-connected to logic ground for speed signaling and connection

www.teknisi-indonesia.com

SYNC MASTER=T27 MLB		SYNC DATE=07/28/2005	
PAGE TITLE			
FireWire Connector			
		DRAWING NUMBER	SIZE
Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		43 OF 109	
I I NOT TO REPRODUCE OR COPY IT		SHEET	
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		41 OF 86	
ALL RIGHTS RESERVED			




## USB Port Power Switch




Current limit per port (R4600): 2.18A min / 2.63A max

## USB/SMC Debug Mux




## Left USB Port A





## Left USB Port B

SYNC MASTER=K91 MLB		SYNC DATE=06/01/2010	
PAGE TITLE		External USB Connectors	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			










SYNC MASTER=LINDA K91

SYNC DATE=07/08/2010

SMC Support

 Apple Inc.

DRAWING NUMBER  
SIZE  
D


REVISION


BRANCH

PAGE  
50 OF 109













SHEET  
46 OF 86


NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED











SYNC MASTER=LINDA K901		SYNC DATE=10/22/2010	
PAGE TITLE			
Voltage & Load Side Current Sensing			
 Apple Inc.		DRAWING NUMBER	SIZE D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THIS POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		PAGE	53 OF 109
		SHEET	49 OF 86

D

D

COMPUTING High Side Current Sense / Filter


OTHER High Side Current Sense / Filter




C

C

CHARGER BMON High Side (BATTERY DISCHARGE) Current Sense, MUX & Filter



DC-IN (AMON) Current Sense Filter



DC-In AMON  
ISL6259 Gain: 20x  
Scale: 2.5A / V  
Max VOut: 3.3V at 8.25A

INA (Engineering) Solution  
Gain: 50x  
Scale: 2A / V  
Max VOut: 3.3V at 6.6A

Charger BMON (Production) Solution  
ISL6259 Gain: 36x  
Scale: 2.78A / V  
Max VOut: 3.3V at 9.167A

A

A

SYNC MASTER=LINDA K901		SYNC DATE=10/22/2010	
PAGE TITLE		High Side Current Sensing	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 86
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

## D



## B



## D



www.teknisi-indonesia.com




## PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER


IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
		80UA		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

## Keyboard Connector




## SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.  
Keys ANDed with PSOC power to isolate when PSOC is not powered.



## TPAD Buttons Disable




PAGE TITLE		SYNC DATE=07/12/2010	
WELLSPRING 1		DRAWING NUMBER	SIZE D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 109
		SHEET	53 OF 86




## BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:


- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED




## IPD Flex Connector



## Keyboard Backlight Driver & Detection



## Keyboard Backlight Connector



K6 NOTES : C5850 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27

SYNC MASTER=LINDA K90I		SYNC DATE=07/12/2010	
PAGE TITLE		WELLSPRING 2	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A


D


C


B

A



SYNC MASTER=LINDA K901		SYNC DATE=07/08/2010	
PAGE TITLE			
Digital Accelerometer			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	59 OF 109
		SHEET	55 OF 86







4.5V POWER SUPPLY FOR CODEC  
APPLE P/N 353S2456


NOTES ON CODEC I/O  
DIFF FSINPUT= 2.45VRMS  
SE FSINPUT= 1.22VRMS  
DAC1 FSOUTPUT= 1.34VRMS  
DAC2/3 FSOUTPUTDIFF= 2.67VRMS  
DAC2/3 FSOUTPUTSE= 1.34VRMS

Digital Mic  
57 TP AUD DMIC CLK TP AUD DMIC CLK 57  
MAKE\_BASE=TRUE  
57 TP AUD DMIC SDA TP AUD DMIC SDA 57  
MAKE\_BASE=TRUE

SYNC MASTER=LENG K901		SYNC DATE=08/10/2010	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	D
		BRANCH	
		PAGE	62 OF 109
		SHEET	57 OF 86









FOR PROTO2, STUFF R6521 AND NO STUFF R6520 AND R6522 UNTIL  
RE-TASKABLE IO SW SUPPORT AVAILABLE (FORCES IO INTO OUTPUT MODE).


HP/LO AMP  
APN: 353S1637


ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER

MAX9724 GAIN/FILTER COMPONENTS  
AV\_PB = -1V/V, FC\_LPF = 35.2KHZ

SYNC MASTER=LENG K901		SYNC DATE=08/10/2010	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  II NOT TO REPRODUCE OR COPY IT  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	65 OF 109
		SHEET	59 OF 86





SYNC MASTER=LENG K901		SYNC DATE=08/10/2010	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	REVISION		D
	BRANCH		
	PAGE		66 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			SHEET
			60 OF 86




CODEC INPUT SIGNAL PATHS				
FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

PORT A DETECT (HEADPHONES) PORT B DETECT



www.teknisi-indonesia.com



SYNC MASTER=JACK K901

SYNC DATE=08/20/2010

DC-In & Battery Connectors

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

69 OF 109

63 OF 86






## D




B


A

[illegible]
$$V_{OUT} = (2 * RC / RD) + 2$$


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0966	1	RJK03E1DMS	Q7260	CRITICAL	
376S0895	1	RJK03E0DMS	Q7261	CRITICAL	

SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V3.

SYNCH MASTER=JACK K901		SYNCH DATE=10/04/2010		A
PAGE TITLE				
5V/3.3V SUPPLY				
 Apple Inc.	DRAWING NUMBER		SIZE	
			D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		
		BRANCH		
		PAGE		
		72		OF 109
		SHEET		
		66		OF 86



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0299	128S0218		ALL	
128S0093	128S0218		ALL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
376S0790	1	CSD58858Q3	Q7330	CRITICAL	
376S0928	1	FDMC25148DC	Q7335	CRITICAL	

Vout = 1.5V  
14.1A max output  
(Q7335 limit)  
f = 400 kHz

SYMC PARTNERS-JACK K802

SYMC DATE=10/11/2016

1.5V DDR3 Supply

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

73


OF

109


SHEET

SIZE


D




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3259	1	IC,MAX15092,3+1PH CPU REG,1MVP7,5X5QFN40	U7400	CRITICAL	


SYMC PARTS-JACK K802		SYMC DATE:10/14/2016	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	74 OF 109
		SHEET	68 OF 86







SYNCH MASTER-JACK: K902		SYNCH DATE: 09/03/2015	
PAGE TITLE			
CPU IMVP7 & AXG VCore Output		DRAWING NUMBER	SIZE
 Apple Inc.		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	75 OF 109
		SHEET	69 OF 86

# CPU VCCIO (1.05V S0) Regulator




SYNC MASTER=JACK K901		SYNC DATE=08/19/2010	
PAGE TITLE			
CPUVCCIO (1.05V) Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	70 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CAESAR IV 1.2V INT.VR CMPTS




1.05V S5 LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher

Vout = 1.8V  
MAX CURRENT = 2A  
F = 1MHZ




1.5V S0 Switcher

Vout = 1.5V  
MAX CURRENT = 0.3A  
F = 1MHZ




1.05V S0 LDO


Vout = 1.05V  
Max Current = 0.35A



SYNC MASTER=JACK K901		SYNC DATE=08/19/2010	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	77 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 86
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








LCD CONNECTOR  
LVDS CONNECTOR:518S0650

FOUR GROUNDING VIAS SHOULD BE DISTRIBUTED  
ALONG THE GROUND SHAPE THAT BOUND THE CONNECTOR BODY

CRITICAL  
J9000  
20474-030E-11  
F-RT-SM


LVDS I/F  
LED BKLT I/F

SYNC MASTER=K24 MLB		SYNC DATE=07/20/2005	
PAGE TITLE			
LVDS CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 109
		SHEET	74 OF 86










PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=VEMURI K901		SYNC DATE=06/25/2010	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.	DRAWING NUMBER		SIZE
	REVISION		D
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	97 OF 109
		SHEET	77 OF 86







## Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFFAIR PRIMARY GAP	DIFFFAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.  
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.  
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.  
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

## SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

## USB 2.0 Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905\_v1.5), Section 3.8

## PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	DP_M1	DP_85u	DISPLAVIDPORT	DP IG ML P<3..0>	8
	DP_M1	DP_85u	DISPLAVIDPORT	DP IG ML N<3..0>	8
	DP_EXT_AUXCH	DP_85u	DISPLAVIDPORT	DP_EXT_AUXCH C P	8 17 75 81
	DP_EXT_AUXCH	DP_85u	DISPLAVIDPORT	DP_EXT_AUXCH C N	8 17 75 81
	LVDS_IG_A_CLK	LVDS_90u	LVDS	LVDS IG A CLK P	18 74
	LVDS_IG_A_CLK	LVDS_90u	LVDS	LVDS IG A CLK N	18 74
	LVDS_IG_A_DATA	LVDS_90u	LVDS	LVDS IG A DATA P<2..0>	6 18 74
	LVDS_IG_A_DATA	LVDS_90u	LVDS	LVDS IG A DATA N<2..0>	6 18 74
		LVDS_90u	LVDS	NC LVDS IG A DATAP<3>	8 18
		LVDS_90u	LVDS	NC LVDS IG A DATAN<3>	8 18
		LVDS_90u	LVDS	LVDS IG B DATA P<3..0>	8
		LVDS_90u	LVDS	LVDS IG B DATA N<3..0>	8
		LVDS_90u	LVDS	TP LVDS IG B CLKP	6 8 18
		LVDS_90u	LVDS	TP LVDS IG B CLKN	6 8 18
	SATA_HDD_R2D	SATA_90u	SATA	SATA HDD R2D C P	16 42
	SATA_HDD_R2D	SATA_90u	SATA	SATA HDD R2D C N	16 42
	SATA_HDD_R2D_CONN	SATA_90u	SATA	SATA HDD R2D P	6 42
	SATA_HDD_R2D_CONN	SATA_90u	SATA	SATA HDD R2D N	6 42
	SATA_HDD_D2R	SATA_90u	SATA	SATA HDD D2R P	16 42
	SATA_HDD_D2R	SATA_90u	SATA	SATA HDD D2R N	16 42
	SATA_HDD_D2R_CONN	SATA_90u	SATA	SATA HDD D2R C P	6 42
	SATA_HDD_D2R_CONN	SATA_90u	SATA	SATA HDD D2R C N	6 42
	SATA_ODD_R2D	SATA_90u	SATA	SATA ODD R2D C P	16 42
	SATA_ODD_R2D	SATA_90u	SATA	SATA ODD R2D C N	16 42
	SATA_ODD_R2D	SATA_90u	SATA	SATA ODD R2D P	6 42
	SATA_ODD_R2D	SATA_90u	SATA	SATA ODD R2D N	6 42
	SATA_ODD_D2R	SATA_90u	SATA	SATA ODD D2R P	16 42
	SATA_ODD_D2R	SATA_90u	SATA	SATA ODD D2R N	16 42
	SATA_HDD_R2D_CONN	SATA_90u	SATA	SATA HDD R2D RC P	42
	SATA_HDD_R2D_CONN	SATA_90u	SATA	SATA HDD R2D RC N	42
	SATA_HDD_D2R_CONN	SATA_90u	SATA	SATA HDD D2R RC P	42
	SATA_HDD_D2R_CONN	SATA_90u	SATA	SATA HDD D2R RC N	42
	PCH_SATA_100MP		SATA_100MP	PCH SATA100MP	16
	USB_HUB1_UP	USB_85u	USB	USB HUB1 UP P	18 24
	USB_HUB1_UP	USB_85u	USB	USB HUB1 UP N	18 24
	USB_HUB2_UP	USB_85u	USB	USB HUB2 UP P	18 24
	USB_HUB2_UP	USB_85u	USB	USB HUB2 UP N	18 24
	USB_EXT_A	USB_85u	USB	USB EXT_A P	24 43
	USB_EXT_A	USB_85u	USB	USB EXT_A N	24 43
	USB_EXT_B	USB_85u	USB	USB EXT_B P	24 43
	USB_EXT_B	USB_85u	USB	USB EXT_B N	24 43
	USB_EXT_C	USB_85u	USB	USB EXT_C P	8 24
	USB_EXT_C	USB_85u	USB	USB EXT_C N	8 24
	USB_EXT_D	USB_85u	USB	USB T29_A P	8 24
	USB_EXT_D	USB_85u	USB	USB T29_A N	8 24
		USB_85u	USB	T29_A_RSVD_P	8 75
		USB_85u	USB	T29_A_RSVD_N	8 75
	USB_CAMERA	USB_85u	USB	USB CAMERA P	18 32
	USB_CAMERA	USB_85u	USB	USB CAMERA N	18 32
	USB_CAMERA	USB_85u	USB	USB CAMERA CONN P	6 32
	USB_CAMERA	USB_85u	USB	USB CAMERA CONN N	6 32
	USB_BT	USB_85u	USB	USB BT P	6 24 32
	USB_BT	USB_85u	USB	USB BT N	6 24 32
	USB_TP4D	USB_85u	USB	USB TP4D P	24 53
	USB_TP4D	USB_85u	USB	USB TP4D N	24 53
	USB_IR	USB_85u	USB	USB IR P	24 44
	USB_IR	USB_85u	USB	USB IR N	24 44
	USB_SDCARD	USB_85u	USB	USB SDCARD P	
	USB_SDCARD	USB_85u	USB	USB SDCARD N	
	USB_BRCRYPT	USB_85u	USB	USB BRCRYPT P	
	USB_BRCRYPT	USB_85u	USB	USB BRCRYPT N	
	PCH_USB_RBIAS			PCH USB RBIAS	18
	PCH_PCIE100M_INTERRUPT	CLK_PCIE_90u	CLK_PCIE	PCIE CLK100M PCH P	16 25
	PCH_PCIE100M_INTERRUPT	CLK_PCIE_90u	CLK_PCIE	PCIE CLK100M PCH N	16 25
		CLK_PCIE_90u	CLK_PCIE	NC FSB CLK133M PCH P	8
		CLK_PCIE_90u	CLK_PCIE	NC FSB CLK133M PCH N	8
	PCH_PCIE100M_INTERRUPT	CLK_PCIE_90u	CLK_PCIE	PCH CLK96M DOT P	16 25
	PCH_PCIE100M_INTERRUPT	CLK_PCIE_90u	CLK_PCIE	PCH CLK96M DOT N	16 25
	PCH_PCIE100M_INTERRUPT	CLK_PCIE_90u	CLK_PCIE	PCH CLK100M SATA P	16 25
	PCH_PCIE100M_INTERRUPT	CLK_PCIE_90u	CLK_PCIE	PCH CLK100M SATA N	16 25
		CLK_50u	CLK_PCIE	PCH CLK14P3M REFCLK	16 25
		CLK_50u	CLK_PCIE	PCH CLK133M PCIIIN	16 26
	GFX_CLK_DPLLSS	CLK_PCIE_90u	CLK_PCIE	GFX CLK120M DPLLSS P	
	GFX_CLK_DPLLSS	CLK_PCIE_90u	CLK_PCIE	GFX CLK120M DPLLSS N	

SYNC MASTER=K91 MLR		SYNC DATE=05/15/2016	
PAGE TITLE			
PCH Constraints 1			
	Apple Inc.		DRAWING NUMBER _____
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH _____	
		PAGE 102 OF 109	
		SHEET 80 OF 86	



## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905\_v1.5), Section 3.15

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905\_v1.5), Section 3.15

## SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

## DisplayPort Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?

## PCI-Express Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

## System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

## PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC 508	LPC	LPC_AD<3..0> 6 16 45 47
	LPC_FRAME_L	LPC 508	LPC	LPC_FRAME_L 6 16 45 47
	LPC_RESET_L	LPC 508	LPC	LPCPLUS_RESET_L 6 26 47
	LPC_CLK33M	CLK LPC 508	CLK LPC	LPC_CLK33M_SMC_R 16 26
	LPC_CLK33M	CLK LPC 508	CLK LPC	LPC_CLK33M_SMC 26 45
	LPC_CLK33M	CLK LPC 508	CLK LPC	LPC_CLK33M_LPCPLUS 6 26 47
	SMBUS_PCH_CLK	SMB 508	SMB	SMBUS_PCH_CLK 16 23 27 29 31 42 48 62 77
	SMBUS_PCH_DATA	SMB 508	SMB	SMBUS_PCH_DATA 16 23 27 29 31 42 48 62 77
	SMBUS_PCH_0_CLK	SMB 508	SMB	SML_PCH_0_CLK 16 48
	SMBUS_PCH_0_DATA	SMB 508	SMB	SML_PCH_0_DATA 16 48
	SMBUS_PCH_1_CLK	SMB 508	SMB	SML_PCH_1_CLK 16 48
	SMBUS_PCH_1_DATA	SMB 508	SMB	SML_PCH_1_DATA 16 48
	HDA_BIT_CLK	HDA 508	HDA	HDA_BIT_CLK 16 57
	HDA_BIT_CLK_R	HDA 508	HDA	HDA_BIT_CLK_R 16
	HDA_SYNC	HDA 508	HDA	HDA_SYNC 16 57
	HDA_SYNC_R	HDA 508	HDA	HDA_SYNC_R 16
	HDA_RST_L	HDA 508	HDA	HDA_RST_R_L 16
	HDA_RST_L	HDA 508	HDA	HDA_RST_L 16 57
	HDA_SDIO	HDA 508	HDA	HDA_SDIO 16 57
	HDA_SDI_R	HDA 508	HDA	AUD_SDI_R 57
	HDA_SDOUT	HDA 508	HDA	HDA_SDOUT 16 57
	HDA_SDOUT_R	HDA 508	HDA	HDA_SDOUT_R 16
	PM_SUS_CLK	CLK SLOW 558	CLK SLOW	PM_CLK32K_SUSCLK
	SPT_CLK	SPT 558	SPT	SPI_CLK_R 16 47
	SPT_558	SPT 558	SPT	SPI_CLK 47
	SPT_MOSI	SPT 558	SPT	SPI_MOSI_R 16 47
	SPT_MOSI	SPT 558	SPT	SPI_MOSI 47
	SPT_MISO	SPT 558	SPT	SPI_MISO 16 47
	SPT_CS0	SPT 558	SPT	SPI_CS0_R_L 16 47
	SPT_558	SPT 558	SPT	SPI_CS0_L 47
	PCIE_R5D	PCIE 85D	PCIE	PCIE_ENET_R2D_P 37
	PCIE_R5D	PCIE 85D	PCIE	PCIE_ENET_R2D_N 37
	PCIE_ENET_R2D	PCIE 85D	PCIE	PCIE_ENET_R2D_C_P 16 37
	PCIE_ENET_R2D	PCIE 85D	PCIE	PCIE_ENET_R2D_C_N 16 37
	PCIE_ENET_D2R	PCIE 85D	PCIE	PCIE_ENET_D2R_P 16 37
	PCIE_ENET_D2R	PCIE 85D	PCIE	PCIE_ENET_D2R_N 16 37
	PCIE_ENET_D2R	PCIE 85D	PCIE	PCIE_ENET_D2R_C_P 37
	PCIE_ENET_D2R	PCIE 85D	PCIE	PCIE_ENET_D2R_C_N 37
	PCIE_R5D	PCIE 85D	PCIE	PCIE_AP_R2D_P 6 32
	PCIE_R5D	PCIE 85D	PCIE	PCIE_AP_R2D_N 6 32
	PCIE_AP_R2D	PCIE 85D	PCIE	PCIE_AP_R2D_C_P 16 32
	PCIE_R5D	PCIE 85D	PCIE	PCIE_AP_R2D_C_N 16 32
	PCIE_AP_D2R	PCIE 85D	PCIE	PCIE_AP_D2R_P 16 32
	PCIE_R5D	PCIE 85D	PCIE	PCIE_AP_D2R_N 16 32
	PCIE_R5D	PCIE 85D	PCIE	PCIE_FW_R2D_P 39
	PCIE_R5D	PCIE 85D	PCIE	PCIE_FW_R2D_N 39
	PCIE_FW_R2D	PCIE 85D	PCIE	PCIE_FW_R2D_C_P 16 39
	PCIE_R5D	PCIE 85D	PCIE	PCIE_FW_R2D_C_N 16 39
	PCIE_FW_D2R	PCIE 85D	PCIE	PCIE_FW_D2R_P 16 39
	PCIE_R5D	PCIE 85D	PCIE	PCIE_FW_D2R_N 16 39
	PCIE_R5D	PCIE 85D	PCIE	PCIE_FW_D2R_C_P 39
	PCIE_R5D	PCIE 85D	PCIE	PCIE_FW_D2R_C_N 39
	PCIE_AP_D2R	PCIE 85D	PCIE	PCIE_AP_D2R_PI_P 6 32
	PCIE_R5D	PCIE 85D	PCIE	PCIE_AP_D2R_PI_N 6 32
	PCIE_AP_R2D	PCIE 85D	PCIE	PCIE_AP_R2D_PI_P 32
	PCIE_R5D	PCIE 85D	PCIE	PCIE_AP_R2D_PI_N 32
	CLK_PCIE_90D	CLK_PCIE		NC_PEG_CLK100MP 8 16
	CLK_PCIE_90D	CLK_PCIE		NC_PEG_CLK100MN 8 16
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P 16 37
	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_ENET_N 16 37
	NC_PCIE_90D	CLK_PCIE		PCIE_CLK100M_AP_P 16 32
	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_AP_N 16 32
	NC_PCIE_90D	CLK_PCIE		PCIE_CLK100M_FW_P 16 39
	CLK_PCIE_90D	CLK_PCIE		PCIE_CLK100M_FW_N 16 39
	CLK_PCIE_90D	CLK_PCIE		NC_PCIE_CLK100M_EXCARDP 8 16
	CLK_PCIE_90D	CLK_PCIE		NC_PCIE_CLK100M_EXCARDN 8 16
	CHU_27648	CHU_COMP		PCH_VSS_NCTF<1> 6

## Chipset Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
DP_EXT4_ML	DP_85D	DISPLAYPORT	DP_EXT4_ML_C P<3..0>	8 75
DP_EXT4_ML	DP_85D	DISPLAYPORT	DP_EXT4_ML_C N<3..0>	8 75
DP_EXT4_ML	DP_85D	DISPLAYPORT	DP_EXT4_ML_P<3..0>	75
DP_EXT4_ML	DP_85D	DISPLAYPORT	DP_EXT4_ML_N<3..0>	75
DP_EXT4_AUXCH	DP_85D	DISPLAYPORT	DP_EXT4_AUXCH_C P	8,17 75
DP_EXT4_AUXCH	DP_85D	DISPLAYPORT	DP_EXT4_AUXCH_C N	8,17 75
DP_EXT4_AUXCH	DP_85D	DISPLAYPORT	DP_EXT4_AUXCH_P	75
DP_EXT4_AUXCH	DP_85D	DISPLAYPORT	DP_EXT4_AUXCH_N	75
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C P<3..0>	80
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C N<3..0>	80
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C P	80
DP_INT_AUXCH	DP_85D	DISPLAYPORT	DP_INT_AUXCH_C N	80
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C P<3..0>	8 34
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_C N<3..0>	8 34
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_P<3..0>	34
PCIE_T29_R2D	PCIE_85D	PCIE	PCIE_T29_R2D_N<3..0>	34
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_P<3..0>	8 34
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_N<3..0>	8 34
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C P<3..0>	34
PCIE_T29_D2R	PCIE_85D	PCIE	PCIE_T29_D2R_C N<3..0>	34
CLK_CLK100M_T29	CLK_CLK100M_90D	CLK_CLK100M	PCIE_CLK100M_T29_P	16 34
CLK_CLK100M_T29	CLK_CLK100M_90D	CLK_CLK100M	PCIE_CLK100M_T29_N	16 34

## Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
100%	SYSCLOCK_CLK32K_RTC	CLK 32KM 55G	CLK 32KM	SYSCLOCK_CLK32K_RTC	16 26
100%	SYSCLOCK_CLK25M_SB	CLK 25M 55G	CLK 25M	SYSCLOCK_CLK25M_SB	16 26
100%		CLK 25M 55G	CLK 25M	SYSCLOCK_CLK25M_SB R	16
100%		CLK 25M 55G	CLK 25M	SYSCLOCK_CLK25M_ENET	26 37
100%		CLK 25M 55G	CLK 25M	SYSCLOCK_CLK25M_ENET R	
100%	SYSCLOCK_CLK25M_T29	CLK 25M 55G	CLK 25M	SYSCLOCK_CLK25M_T29	26 34
100%		CLK 25M 55G	CLK 25M	SYSCLOCK_CLK25M_T29 R	34



DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
T29DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0> 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0> 34
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0> 34
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0> 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P 34 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N 34 34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P 34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0> 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0> 34
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0> 34
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0> 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P 34 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N 34 34
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P 34
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>
DP_85D	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P
DP_85D	DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N
DP_85D	T29_I2C_55S	T29_I2C	I2C T29_SCL 34 48 75
DP_85D	T29_I2C_55S	T29_I2C	I2C T29_SDA 34 48 75
DP_T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK 34
DP_T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI_MOSI 34
DP_T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI_MISO 34
DP_T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI_CS_L 34
DP_T29DP_80D	T29DP_80D	T29DP	T29_R2D C P<3..0> 34 75
DP_T29DP_80D	T29DP_80D	T29DP	T29_R2D C N<3..0> 34 75
DP_T29DP_100D	T29DP_100D	T29DP	T29_D2R P<3..0> 34 75
DP_T29DP_100D	T29DP_100D	T29DP	T29_D2R N<3..0> 34 75

Only used on hosts supporting T29 video-in

T29/DP Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
R1	T29_R2D0	T29DF_80D	T29DP	T29 R2D P<0>	75
R2	T29_R2D0	T29DF_80D	T29DP	T29 R2D N<0>	75
R3	T29_R2D1	T29DF_80D	T29DP	T29 R2D P<1>	75
R4	T29_R2D1	T29DF_80D	T29DP	T29 R2D N<1>	75
R5		T29DF_80D	T29DP	T29 R2D C F P<1..0>	75
R6		T29DF_80D	T29DP	T29 R2D C F N<1..0>	75
R7	T29_D2R0	T29DF_100D	T29DP	T29 D2R C P<0>	75 76
R8	T29_D2R0	T29DF_100D	T29DP	T29 D2R C N<0>	75 76
R9	T29_D2R1	T29DF_100D	T29DP	T29 D2R C P<1>	75 76
R10	T29_D2R1	T29DF_100D	T29DP	T29 D2R C N<1>	75 76
R11		T29DF_100D	T29DP	T29DPA D2R1 AUXCH P	76
R12		T29DF_100D	T29DP	T29DPA D2R1 AUXCH N	76
R13		T29DF_80D	T29DP	DP SDRVA ML C P<3..0>	75
R14		T29DF_80D	T29DP	DP SDRVA ML C N<3..0>	75
R15		T29DF_80D	T29DP	DP SDRVA ML R P<3..0>	75
R16		T29DF_80D	T29DP	DP SDRVA ML R N<3..0>	75
R17	DP_SDRVA_ML_EVEN	T29DF_80D	T29DP	DP SDRVA ML P<2..0:2>	75 83
R18	DP_SDRVA_ML_EVEN	T29DF_80D	T29DP	DP SDRVA ML N<2..0:2>	75 83
R19	DP_SDRVA_ML_ODD	T29DF_80D	T29DP	DP SDRVA ML P<3..1:2>	75
R20	DP_SDRVA_ML_ODD	T29DF_80D	T29DP	DP SDRVA ML N<3..1:2>	75
R21	DP_SDRVA_AUXCH	T29DF_80D	T29DP	DP SDRVA AUXCH P	75
R22	DP_SDRVA_AUXCH	T29DF_80D	T29DP	DP SDRVA AUXCH N	75
R23		T29DF_80D	T29DP	DP SDRVA AUXCH C P	75
R24		T29DF_80D	T29DP	DP SDRVA AUXCH C N	75
R25		T29DF_80D	T29DP	T29DPA ML P<3..0>	75 76
R26		T29DF_80D	T29DP	T29DPA ML N<3..0>	75 76
R27		T29DF_80D	T29DP	T29DPA ML C P<3..0>	75 76
R28		T29DF_80D	T29DP	T29DPA ML C N<3..0>	75 76
R29		T29DF_80D	T29DP	DP A EXT AUXCH P	75 76
R30		T29DF_80D	T29DP	DP A EXT AUXCH N	75 76
R31	T29_R2D2	T29DF_80D	T29DP	T29 R2D P<2>	
R32	T29_R2D2	T29DF_80D	T29DP	T29 R2D N<2>	
R33	T29_R2D3	T29DF_80D	T29DP	T29 R2D P<3>	
R34	T29_R2D3	T29DF_80D	T29DP	T29 R2D N<3>	
R35		T29DF_80D	T29DP	T29 R2D C F P<3..2>	
R36		T29DF_80D	T29DP	T29 R2D C F N<3..2>	
R37	T29_D2R2	T29DF_100D	T29DP	T29 D2R C P<2>	
R38	T29_D2R2	T29DF_100D	T29DP	T29 D2R C N<2>	
R39	T29_D2R3	T29DF_100D	T29DP	T29 D2R C P<3>	
R40	T29_D2R3	T29DF_100D	T29DP	T29 D2R C N<3>	
R41		T29DF_100D	T29DP	T29DPB D2R3 AUXCH P	
R42		T29DF_100D	T29DP	T29DPB D2R3 AUXCH N	
R43		T29DF_80D	T29DP	DP SDRVB ML C P<3..0>	
R44		T29DF_80D	T29DP	DP SDRVB ML C N<3..0>	
R45		T29DF_80D	T29DP	DP SDRVB ML R P<3..0>	
R46		T29DF_80D	T29DP	DP SDRVB ML R N<3..0>	
R47	DP_SDRVB_ML_EVEN	T29DF_80D	T29DP	DP SDRVB ML P<2..0:2>	83
R48	DP_SDRVB_ML_EVEN	T29DF_80D	T29DP	DP SDRVB ML N<2..0:2>	83
R49	DP_SDRVB_ML_ODD	T29DF_80D	T29DP	DP SDRVB ML P<3..1:2>	
R50	DP_SDRVB_ML_ODD	T29DF_80D	T29DP	DP SDRVB ML N<3..1:2>	
R51	DP_SDRVB_AUXCH	T29DF_80D	T29DP	DP SDRVB AUXCH P	
R52	DP_SDRVB_AUXCH	T29DF_80D	T29DP	DP SDRVB AUXCH N	
R53		T29DF_80D	T29DP	DP SDRVB AUXCH C P	
R54		T29DF_80D	T29DP	DP SDRVB AUXCH C N	
R55		T29DF_80D	T29DP	T29DPB ML P<3..0>	
R56		T29DF_80D	T29DP	T29DPB ML N<3..0>	
R57		T29DF_80D	T29DP	T29DPB ML C P<3..0>	
R58		T29DF_80D	T29DP	T29DPB ML C N<3..0>	
R59		T29DF_80D	T29DP	DP B EXT AUXCH P	
R60		T29DF_80D	T29DP	DP B EXT AUXCH N	

Only used on dual-port hosts.

SYNC MASTER=Master

SYNC DATE=06/21/2010

T29 Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


SIZE

D

105 OF 109

83 OF 86

www.teknisi-indonesia.com



PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1To1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SMBUS_SMC_A_S3_SCL	SMB_50G	SMB	SMBUS_SMC_A_S3_SCL	6 32 45 48 54 55
	SMBUS_SMC_A_S3_SDA	SMB_50G	SMB	SMBUS_SMC_A_S3_SDA	6 32 45 48 54 55
	SMBUS_SMC_B_S0_SCL	SMB_50G	SMB	SMBUS_SMC_B_S0_SCL	45 48 51
	SMBUS_SMC_B_S0_SDA	SMB_50G	SMB	SMBUS_SMC_B_S0_SDA	45 48 51
	SMBUS_SMC_0_S0_SCL	SMB_50G	SMB	SMBUS_SMC_0_S0_SCL	6 32 45 48 51
	SMBUS_SMC_0_S0_SDA	SMB_50G	SMB	SMBUS_SMC_0_S0_SDA	6 32 45 48 51
	SMBUS_SMC_BSA_SCL	SMB_50G	SMB	SMBUS_SMC_BSA_SCL	6 45 48 63 64
	SMBUS_SMC_BSA_SDA	SMB_50G	SMB	SMBUS_SMC_BSA_SDA	6 45 48 63 64
	SMBUS_SMC_MGMT_SCL	SMB_50G	SMB	SMBUS_SMC_MGMT_SCL	45 48
	SMBUS_SMC_MGMT_SDA	SMB_50G	SMB	SMBUS_SMC_MGMT_SDA	45 48

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	64
		1TO1_DIFFPAIR		CHGR_CSI_N	64
	CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	64
		1TO1_DIFFPAIR		CHGR_CSO_N	64

SYNC\_MASTER=K91\_MLB

SYNC\_DATE=05/15/2010

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

106 OF 109

84 OF 86

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_55S	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_I701_55S	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENHTECOMB	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GRD	*	-STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLE	QND	*	QND_P2984
MEM_CND	QND	*	QND_P2984
MEM_CTLG	QND	*	QND_P2984
MEM_DATA	QND	*	QND_P2984
MEM_PQS	QND	*	QND_P2984

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.076 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE
CLK_PCIE_90D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	400 MIL OVERRIDE	OVERRIDE	OVERRIDE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2004

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	QND	*	QND_P2046
PCIE	QND	*	QND_P2046
SATA	QND	*	QND_P2046
USB	QND	*	QND_P2046
CLK_PCIE	SB_POWER	*	PWR_P2046
SATA	SB_POWER	*	PWR_P2046
USB	SB_POWER	*	PWR_P2046

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_52MM

## K90i Specific Net Properties

[illegible]


## K90i Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SIGNAL	NET_TYPE
PCIE_CLK100M_AP	CLK_PCIE_S0D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P
PCIE_CLK100M_AP_CONN_N	CLK_PCIE_S0D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
1T01_DIFFEAIR			CHGR_CSI_R_P
1T01_DIFFEAIR			CHGR_CSI_R_N
1T01_DIFFEAIR			CHGR_CSO_R_P
1T01_DIFFEAIR			CHGR_CSO_R_N
(USB_EXTN)	USB_A0D	USB	USB2_EXTN_MIXED_P
(USB_EXTN)	USB_A0D	USB	USB2_EXTN_MIXED_N
(USB_EXTN)	USB_A0D	USB	USB2_LT1_P
(USB_EXTN)	USB_A0D	USB	USB2_LT1_N
CONN_USB2_BT_P	USB_A0D	USB	CONN_USB2_BT_P
CONN_USB2_BT_N	USB_A0D	USB	CONN_USB2_BT_N
USB_LT2_P	USB_A0D	USB	USB_LT2_P
USB_LT2_N	USB_A0D	USB	USB_LT2_N
DP_IG_AUX_CH_C_P	DP_A0D	DP20LAWDP0P	DP_IG_AUX_CH_C_P
DP_IG_AUX_CH_C_N	DP_A0D	DP20LAWDP0P	DP_IG_AUX_CH_C_N
SPK_OUT	DIFFEAIR	AUDIO	SPKRAMP_L_P_OUT
SPK_OUT	DIFFEAIR	AUDIO	SPKRAMP_L_N_OUT
SPK_OUT	DIFFEAIR	AUDIO	SPKRAMP_SUB_P_OUT
SPK_OUT	DIFFEAIR	AUDIO	SPKRAMP_SUB_N_OUT
SPK_OUT	DIFFEAIR	AUDIO	SPKRAMP_R_P_OUT
SPK_OUT	DIFFEAIR	AUDIO	SPKRAMP_R_N_OUT
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SSM2315_SUB_N
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SSM2315_SUB_P
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SSM2315_L_N
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SSM2315_L_P
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SSM2315_R_N
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SSM2315_R_P
AUD_DIFF	1T01_DIFFEAIR	AUDIO	AUD_LO2_N_R
AUD_DIFF	1T01_DIFFEAIR	AUDIO	AUD_LO2_P_R
AUD_DIFF	1T01_DIFFEAIR	AUDIO	AUD_LO1_N_R
AUD_DIFF	1T01_DIFFEAIR	AUDIO	AUD_LO1_P_R
AUD_DIFF	1T01_DIFFEAIR	AUDIO	AUD_LO2_N_L
AUD_DIFF	1T01_DIFFEAIR	AUDIO	AUD_LO2_P_L
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SPKRAMP_INL_P
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SPKRAMP_INL_N
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SPKRAMP_INR_P
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SPKRAMP_INR_N
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SPKRAMP_INSUB_P
AUD_DIFF	1T01_DIFFEAIR	AUDIO	SPKRAMP_INSUB_N
USB_TP4D_R_P	USB_A0D	USB	USB_TP4D_R_P
USB_TP4D_R_N	USB_A0D	USB	USB_TP4D_R_N
PP1V3_S0	PP1V3_S0	PP1V3_S0	PP1V3_S0
PP1V5_S3B50	PP1V5_S3B50	PP1V5_S3B50	PP1V5_S3B50
GND	GND	GND	GND

## Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		


SYNC MASTER=ANNE K901		SYNC DATE=06/08/2016	
PAGE THREE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			108 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			85 OF 86
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
K90i Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL3, ISL3, ISL4, ISL4, ISL4, ISL4, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYFF, BGA		MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	~50_OHM_SR	~50_OHM_SR	10 MM	0 MM	0 MM
STANDARD	*	Y	~DEFAULT	~DEFAULT	10 MM	~DEFAULT	~DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SR	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SR	*	Y	0.080 MM	0.080 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SR	TOP, BOTTOM	Y	0.165 MM	0.165 MM			
40_OHM_SR	ISL10	N	0.126 MM	0.126 MM	~STANDARD	~STANDARD	~STANDARD
40_OHM_SR	ISL3, ISL4, ISL9	Y	0.126 MM	0.126 MM	~STANDARD	~STANDARD	~STANDARD
40_OHM_SR	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SR	TOP, BOTTOM	Y	0.190 MM	0.1 MM			
37_OHM_SR	ISL10	N	0.145 MM	0.1 MM	~STANDARD	~STANDARD	~STANDARD
37_OHM_SR	ISL3, ISL4, ISL9	Y	0.145 MM	0.1 MM	~STANDARD	~STANDARD	~STANDARD
37_OHM_SR	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SR	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SR	*	Y	0.235 MM	0.2 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SR	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SR	*	Y	0.070 MM	0.070 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	ISL10	N	0.140MM	0.140 MM		0.190 MM	0.190 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.101 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.1 MM		0.190 MM	0.190 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.091 MM	0.091 MM		0.180 MM	0.180 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.111 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.076 MM	0.076 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
NOTE: These are Intel recommended impedances for PEG, unused on K90i.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SR	TOP, BOTTOM	Y	0.165 MM	0.165 MM			
48_OHM_SR	*	Y	0.090 MM	0.090 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA	BGA_P1MM
STANDARD	*	~DEFAULT	?	MEM_CLK	*	BGA	BGA_P2MM
BGA_P3MM	*	~DEFAULT	?	CLK_PCIE	*	BGA	BGA_P3MM
BGA_P2MM	*	~DEFAULT	?	CLK_SLOW	*	BGA	BGA_P2MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?	2X_DIELECTRIC	*	0.140 MM	?
2:1_SPACING	*	0.2 MM	?	3X_DIELECTRIC	*	0.210 MM	?
2.5:1_SPACING	*	0.25 MM	?	4X_DIELECTRIC	*	0.280 MM	?
3:1_SPACING	*	0.3 MM	?	5X_DIELECTRIC	*	0.350 MM	?
4:1_SPACING	*	0.4 MM	?	7X_DIELECTRIC	*	0.490 MM	?
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	~STANDARD	~STANDARD	~STANDARD	0.1 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	~85_OHM_DIFF	~85_OHM_DIFF	~85_OHM_DIFF	~85_OHM_DIFF	~85_OHM_DIFF	~85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	~90_OHM_DIFF	~90_OHM_DIFF	~90_OHM_DIFF	~90_OHM_DIFF	~90_OHM_DIFF	~90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	~100_OHM_DIFF	~100_OHM_DIFF	~100_OHM_DIFF	~100_OHM_DIFF	~100_OHM_DIFF	~100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
105_DIFF_BGA	*	~105_OHM_DIFF	~105_OHM_DIFF	~105_OHM_DIFF	~105_OHM_DIFF	~105_OHM_DIFF	~105_OHM_DIFF
105_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
105_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
48_OHM_SR	TOP, BOTTOM	Y	0.165 MM	0.165 MM			
48_OHM_SR	*	Y	0.090 MM	0.090 MM	~STANDARD	~STANDARD	~STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	~STANDARD	~STANDARD	~STANDARD	~STANDARD	~STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
8	7	6	5	4	3	2	1

SYNC MASTER=ANNE K90I

SYNC DATE=06/08/2016

PCB Rule Definitions

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

109 OF 109

86 OF 86